

AUS920030577US1

CLAIMS:

- CLAIMS:

  1. A pulse width limiting circuit, comprising:
    - a clock signal correction block configured to receive a conditioned clock pulse and generate a corrected clock output signal, wherein the clock signal comprises a train of clock pulses, each of which has a rising clock edge, a falling clock edge and a variable width;
    - a block delay module configured to accept an unconditioned clock signal and introduce a specified pulse width delay, wherein the block delay module comprises a plurality of delay sub-blocks of fixed delay; and
    - a high low clock pulse shuttle circuit configured to accept the conditioned clock signal output, wherein the high low clock pulse shuttle comprises a first field effect transistor (FET) coupled to the correction block and a second FET coupled to a conditioned clock signal output interconnect.
  2. The system of claim 1, wherein the unconditioned clock input is coupled to the source of a positive FET in the high low clock pulse shuttle.
  3. The system of claim 1, where a correction block circuit further comprises a correction unit and a leak detector unit, wherein the correction block is employed to transmit the clock pulse to the high low clock pulse shuttle.
  4. The system of claim 2, wherein the high low clock pulse shuttle is coupled to an interconnect, wherein the interconnect is employed to convey an unmodified clock pulse.

AUS920030577US1

5. The system of claim 1, further comprising a node to transmit the clock pulse between stages of a delay sub-block.
- 5 6. The system of claim 1, further comprising a node to transmit the conditioned clock pulse between the delay sub-block and the correction block.
- 10 7. The system of claim 1, further comprising a node to transmit the conditioned clock pulse between the correction block, the clock shuttle and clock pulse inverter.
- 15 8. The system of claim 3, further comprising a leak detector calculating a voltage potential between two digital devices.
- 15 9. The system of claim 7, wherein an uncorrected clock pulse bypasses the correction block and the clock shuttle for delivery through the clock pulse output inverter.
- 20 10. A method for performing a plurality of clock pulse widths limiting in clock pulses, comprising:
  - 20 initiating a clock in pulse as a result of a clock cycle;
  - initiating a clock pulse;
  - initiating a correction block;
  - determining a voltage leak;
  - 25 forwarding a clock pulse through a clock shuttle node;
  - injecting a clock pulse through a block delay module;
  - 25 sequentially advancing a clock pulse through delay sub-blocks;
  - disconnecting and resetting individual delay sub-blocks;
  - 30 altering a clock pulse that is greater than a predetermined pulse width; and

AUS920030577US1

substantially passing through a clock pulse less than or equal to a predetermined pulse width.

11. The method of claim 11, wherein a clock pulse width is selected for correction by a specific state within a 5 correction block.

12. The method of claim 11, wherein a clock pulse width is deselected for correction by a specific state within a 10 correction block.

13. The method of claim 11, wherein a selected clock pulse is passed through a clock pulse correction block and checked by a leak detector.

15 14. The method of claim 11, wherein a deselected clock pulse is passed through a clock shuttle and output through a clock pulse inverter.

20 15. The method of claim 11, wherein a selected clock pulse is passed through a clock pulse correction block, checked by a leak detector, and input to a block delay module.

25 16. The method of claim 11, wherein the block delay module is conditioning the clock pulse using a series of delay sub-blocks.

30 17. The method of claim 11, wherein the delay sub-blocks are sequentially disconnecting and resetting as the clock pulse is passing.

AUS920030577US1

18. The method of claim 11, wherein the conditioned clock pulse is output to the correction block.

19. The method of claim 11, wherein a completely conditioned clock pulse outputs to a conditioned clock pulse dependent device.

20. A computer program product for authenticating code in a computer system, the computer program product having a medium with a computer program embodied thereon, the computer program comprising:

computer code for determining undesirable clock pulse width;  
computer code for forwarding undesired clock pulses to a correction block;  
computer code for desired clock pulses to bypass the pulse width correction and go directly to the device output; and  
computer code for incrementing a sequential delay for cascading a series of delay sub-blocks.

21. A computer program for providing desirable clock pulse widths in a computer system, the clock pulse correction device including a computer program comprising:

computer code for determining undesirable clock pulse width;  
computer code for forwarding undesired clock pulses to a correction block;  
computer code for bypassing the correction block, sending desired clock pulses directly to the device output; and

30

AUS920030577US1

computer code for incrementing a sequential delay for  
cascading a series of delay sub-blocks.